The Tiger SHARC Processor
Published on Sep 03, 2020
In the past three years several multiple data path and pipelined digital signal processors have been introduced into the marketplace. This new generation of DSP's takes advantage of higher levels of integrations than were available for their predecessors.
The Tiger SHARC processor is the newest and most power member of this family which incorporates many mechanisms like SIMD, VLIW and short vector memory access in a single processor. This is the first time that all these techniques have been combined in a real time processor.
The TigerSHARC DSP is an ultra high-performance static superscalar architecture that is optimized for tele-communications infrastructure and other computationally demanding applications. This unique architecture combines elements of RISC, VLIW, and standard DSP processors to provide native support for 8, 16, and 32-bit fixed, as well as floating-point data types on a single chip.
Large on-chip memory, extremely high internal and external bandwidths and dual compute blocks provide the necessary capabilities to handle a vast array of computationally demanding, large signal processing tasks.
Strictly speaking, the term "DSP" applies to any microprocessor that operates on digitally represented signals. most DSP processors include specialized on-chip peripherals or I/O interfaces that allow the processor to efficiently interface with other system components, such as analog-to-digital converters and host processors.
The word "SHARC" implies Super Harvard ARChitecture. The SHARC architecture has been improved greatly and the most powerful DSP today known has been implemented by Analog Devices and due to the high performance it yields it is called "Tiger" SHARC.The first implementation of the Tiger SHARC architecture is in a 0.25 micron, five level metal process at 150 MHz core clock speed. It delivers 900 MFlops (10 to the power 9 floating point operations per second) of single precision floating point performance or 3.6 GOPS of 16-bit arithmetic performance. It sustains an internal data bandwidth of 7.2 Gbytes /sec.
The TigerSHARC DSP provides leading edge system performance while keeping the highest possible flexibility in software and hardware development - flexibility without compromise. This concept will allow wireless infrastructure manufacturers to continue adapting to the evolving 3G standards while deploying a highly optimized and effective Node B solution that will realize significant overall cost savings.For general purpose multiprocessing applications, TigerSHARC DSP's balanced architecture optimizes system, cost, power and density.
A single TigerSHARC DSP, with its large on-chip memory, zero overhead DMA engine, large I/O throughput, and integrated multiprocessing support, has the necessary integration to be a complete node of a multiprocessing system. This enables a multiprocessor network exclusively made up of TigerSHARCS without any expensive and power consuming external memories or logic
The ADSP-TS101S, the latest member of the TigerSHARC DSP family can execute 2.0 billion MACs per second while achieving the world's highest floating-point DSP performance. The TigerSHARC DSP's parallelism capabilities allow for up to four 32-bit instructions per cycle while an enhanced communication instruction set reduces some of the mountainous signal processing functions associated with wireless down to a manageable level.
The ADSP-TS101S also provides an unmatched level of both internal and external bandwidth that enable high computation rates and high data rate processing.
More Seminar Topics:
Tool Command Language,
3G Third Generation,
The Tiger SHARC Processor,
The Deep Web,
The Callpaper Concept,
Nvidia Tegra 250 Developer Kit Hardware,
Focused Web Crawling for E-Learning Content,