Dear Guest, Please Register to Download Free Seminar Reports and PPT of each topic. The Download link will be visible only after the registration.Please search the topic before posting.

Please click the Facebook Like Button if you are satisfied

 Subscribe To Get Latest Seminar Reports and PPT

Receive all seminar updates via Facebook. Just Click the Like Button Below


Smart Memories report,ppt

Huge Collection of Computer Science Seminar Topics, Reports and PPT.

Smart Memories report,ppt

Postby srivani » Wed Feb 29, 2012 4:49 pm

technical seminar on Smart Memories
Posts: 2
Joined: Wed Feb 29, 2012 2:04 pm

Re: report,ppt

Postby Prasanth » Wed Feb 29, 2012 6:01 pm

A Smart Memories tile consists of a re-configurable memory system; a crossbar interconnection network; a processor core; and a quad network interface. To balance computation, communication, and storage, we allocated equal portions of the tile to the processor, interconnect, and memory

Memory System

The memory system is of growing importance in processor design. Different applications have different memory access patterns and thus require different memory configurations to optimize performance. Often these different memory structures require different control logic and status bits. Therefore, a memory system that can be configured to closely match the application demands is desirable. A recent study of SRAM design shows that the optimal block size for building large SRAMs is small, around a few KB. Large SRAMs are then made up of many of these smaller SRAM blocks. We leverage this naturally hierarchical design to provide low overhead re-configurability. The basic memory mat size of 8KB is chosen based on a study of decoder and I/O overheads and an architectural study of the smallest memory granularity needed.

Allocating a third of the tile area to memory allows for 16 independent 8KB memory mats, a total of 128KB per tile. Each mat is a 1024x64b logical memory array that can perform reads, writes, compares, and read-modify-writes. All operations are bytemaskable. In addition to the memory array, there is configurable logic in the address and data paths. In the address path, the mats take in a 10-bit address and a 4-bit opcode to determine what operation is to be performed. The opcode is decoded using a reconfigurable logic block that is set up during the hardware configuration. The memory address decoder can use the address input directly or can be set in auto-increment/decrement streaming mode. In this mode, the mat stores the starting index, stream count, and stride

Tags : Smart Memories ppt, Smart Memories pdf, Smart Memories full seminar report, Smart Memories technology
You do not have the required permissions to download the files attached to this post. You must LOGIN or REGISTER to download these files.
User avatar
Site Admin
Posts: 488
Joined: Sat May 28, 2011 6:29 pm

Re: Smart Memories,ppt

Postby srivani » Thu Mar 01, 2012 2:09 pm

send ppt for smart memories
Posts: 2
Joined: Wed Feb 29, 2012 2:04 pm

Return to Computer Science Seminar Topics