Dear Guest, Please Register to Download Free Seminar Reports and PPT of each topic. The Download link will be visible only after the registration.Please search the topic before posting.

Please click the Facebook Like Button if you are satisfied

 Subscribe To Get Latest Seminar Reports and PPT

Receive all seminar updates via Facebook. Just Click the Like Button Below


Custom Search

System in Package

Huge Collection of Computer Science Seminar Topics, Reports and PPT.

System in Package

Postby Prasanth » Thu Dec 15, 2011 6:51 pm

As a concept, “System in Package” or “SiP” relates to the objective of merging many or all of the electronic requirements of a functional system or a subsystem into one package. It is a concept that can at once be understood by people familiar with electronics and packaging yet is very difficult to define in absolute terms. The following attributes are used to define SiPs:
Includes chip-level interconnect technology. In other words flip chip, wire bond, TAB, or other interconnects directly to an IC chip. This distinguishes small SMT board assemblies from being considered SiPs.

More often than not, the SiP is small in physical size.

Quite often includes passive components. The passives can be either surface mounted discrete components or can be embedded into or manufactured on the substrate material.

Typically includes more than one IC chip.

May include other components necessary to bring the SiP to a more complete functional system or subsystem level – such as housings, lids, RF shields, connectors, antennas, batteries, etc.
Quite often the term System-in-Package is used to describe multi-chip IC packages such as stacked die CSPs or MCM-PBGAs. The real power of SiP technology lies in its ability to integrate not only multiple ICs but also other components such as passives, connectors, antennas and so on into the package in order to create fully functional subsystems. System in Package has a parallel in the often-discussed System on Chip (SoC) methodology. While SoC has many good attributes, and has been the focus of several IC manufacturers for several years, by its very nature it is limited by what can be achieved within one wafer process. It is quite easy to understand that SoC may be limited in the type of IC functions that one would like to design into a system – or at best performance will likely be compromised due to a common wafer process. SiP is not limited by the constraint of a common wafer process, so that IC chips, each optimally suited for its function by both design and wafer fab process, can be easily combined together in one package (for example a CMOS digital IC with a GaAs HBT RF IC).
You do not have the required permissions to download the files attached to this post. You must LOGIN or REGISTER to download these files.
User avatar
Site Admin
Posts: 475
Joined: Sat May 28, 2011 6:29 pm

Return to Computer Science Seminar Topics